On Construction of a Library of Formally Verified Low-level Arithmetic Functions

Reynald Affeldt

the date of receipt and acceptance should be inserted later

Abstract Arithmetic functions are used in many important computer programs such as computer algebra systems and cryptographic software. The latter are critical applications whose correct implementation deserves to be formally guaranteed. They are also computationintensive applications, so that programmers often resort to low-level assembly code to implement arithmetic functions. We propose an approach for the construction of a library of formally verified low-level arithmetic functions. To build our library, we first introduce a formalization of data structures for signed multi-precision arithmetic in low-level programs. We use this formalization to verify the implementation of several primitive arithmetic functions using Separation logic, an extension of Hoare logic to deal with pointers. Since this direct style of formal verification leads to technically involved specifications, we also propose for larger functions to show a formal simulation relation between pseudo-code and assembly. This style of verification is illustrated with a concrete implementation of the binary extended gcd algorithm.

1 Introduction

Arithmetic functions are used in many important computer programs such as computer algebra systems and cryptographic software. The latter are critical applications whose correct implementation deserves to be formally guaranteed. For example, formal verification of arithmetic functions is a prerequisite to firmly assess the security properties of cryptographic software. Programs using arithmetic functions also turn out to be computation-intensive, so that in practice programmers often resort to low-level assembly code to implement arithmetic functions. For example, the good performance of the GNU Multi-Precision Arithmetic Library [31] comes mostly from its low-level part being optimized with assembly code [9, Sect. 5.1.2].

We propose an approach for the construction of a library of formally verified low-level arithmetic functions. There already exist experiments about formal verification of low-level unsigned multi-precision arithmetic (for assembly using proof-assistants [1,2,23]) and verification of high-level multi-precision arithmetic (for a subset of Ada using the Isabelle/HOL proof-assistant [7]), see Sect. 7 for details. Yet, to the best of our knowledge, no effort for a fully formalized library of low-level multi-precision arithmetic has ever been undertaken, in particular encompassing signed multi-precision arithmetic. In this work, we aim at providing means for formal verification in the Coq proof-assistant [29] of arithmetic functions written in assembly. Concretely, we experiment with Hoare logic-based verification (see "first contribution" below) and relational verification between pseudo-code and actual implementations ("second contribution" below). We build on top of an existing framework [1,2] for formal verification of Smart-MIPS (a MIPS variant for smartcards) programs [21] using Separation logic [26] (an extension of Hoare logic that allows for local reasoning in the presence of pointers), a framework that already comes together with several functions for unsigned multi-precision arithmetic.

Our first contribution is the formalization of data structures for signed multi-precision arithmetic and the

To appear in 2013 in Innovations in Systems and Software Engineering, Nasa/Springer. A preliminary version of this work appeared in the proceedings of the 27th ACM SIGAPP Symposium On Applied Computing (SAC 2012), Software Verification and Testing Track [3].

National Institute of Advanced Industrial Science and Technology, Central 2, 1-1-1, Umezono, Tsukuba, Ibaraki, Japan

verification of primitive arithmetic functions. We choose to mimic the data structure for signed integer arithmetic used in the GNU Multi-Precision Arithmetic Library [31] (hereafter, GMP). GMP is the main reference for arbitrary-precision arithmetic and it is known to deliver good performance (indeed, using GMP routines is recognized as a way to improve the performance of other implementations of multi-precision arithmeticsee [9, Sect. 5.1.1] or "Tips for Getting the Best Performance out of NTL" [27]). We experiment this formalization with the verification of several primitive multiprecision functions, such as signed subtraction, signed halving, etc. In order to simplify our development, we choose a layered approach (functions for signed multiprecision arithmetic are implemented using functions for unsigned multi-precision arithmetic) and restrict ourselves to functions parametrized by the size of the integer size (the verification of arithmetic functions that dynamically determine or extend the integer size is deferred to future work). Verification of these primitive functions is carried out in *direct-style*, i.e., by providing a Hoare triple (pre/post-conditions) and applying Hoare rules, using the frame rule of Separation logic to compose code.

The problem with direct-style formal verification is that it leads to technically involved specifications. In particular, the verification of functions that call several other functions leads to large intermediate subgoals that are difficult to manipulate formally, and ultimately this leads to specifications that are difficult to read. This comes in contrast to handbooks where arithmetic functions are traditionally specified using pseudo-code (e.g., [20]). This is however at the price of imprecision. Besides inaccuracies due to the absence of formal definitions (it is not rare to find wrong corner cases and initialization issues, see the errata of [20] for examples) that are in general eventually spotted and dealt with by programmers, there are more difficult issues that are left unspecified with pseudo-code. For example, the delicate task of providing concrete data structures and to make sure that they are adequate is left to the programmer alone, though it is well-known that "in many cases the intellectual heart of a program lies in the ingenious choice of data representation rather than in the abstract algorithm" [25, p. 298].

Our second contribution is to propose, as an alternative to direct-style verification, to show a formal simulation relation between pseudo-code and assembly, so as to overcome the issues raised by direct-style verification as explained above. In this way, we end up with more readable specifications in pseudo-code, akin to standard handbooks. Exhibiting a formal simulation relation shows that the assembly is "as sound as" the pseudo-code, the correctness of the latter being also formally provable. We illustrate concretely this approach with the binary extended gcd algorithm. An important application of this algorithm is the computation of modular multiplicative inverses, that are pervasive in cryptography, e.g., in ElGamal decryption [12]. This approach of showing a formal simulation relation has the additional advantage of naturally allowing for handwritten assembly (this issue is discussed in more depth with a pencil-and-paper formalization in [14]). Handwritten assembly is often necessary, for example, to use special assembly instructions (see Sect. 3.1 for examples of such instructions in the case of SmartMIPS), or more generally to improve performance.

About notations in this paper To avoid ambiguities, we display the Coq formalization as it is, using obvious non-ascii symbols and a few shortcuts (in particular, variables are universally quantified by default) to ease reading. To clear up any ambiguity, the complete formalization is available online [5].

Outline In Sect. 2, we formalize the data structures for signed multi-precision integers using Separation logic. In Sect. 3, we explain how to verify the correctness of assembly implementations of signed multi-precision arithmetic. In Sect. 4, we formalize the notion of forward simulation and explain how to carry out simulation proofs between pseudo-code and assembly programs. In Sect. 5, we explain how to prove formally simulation for primitive arithmetic instructions. In Sect. 6, we show how to prove simulation for a larger example, namely the binary extended gcd algorithm. We review related work in Sect. 7 and conclude in Sect. 8.

2 Multi-precision integers

In this section, we formalize the data structures for signed multi-precision integers in assembly using Separation logic. For this purpose, we first introduce our formal model of execution states of assembly programs (Sect. 2.1). Second, we give a brief overview of Separation logic and its formal encoding in Coq (Sect. 2.2). We then explain in turn the formalization of unsigned multi-precision integers (Sect. 2.3) and signed multiprecision integers (Sect. 2.4).

2.1 Execution states of assembly programs

This section explains how we formalize the execution states of assembly programs. (This presentation of assembly programs will be completed in Sect. 3.1 where we further explain the syntax and the semantics of assembly programs.)

The assembly programming language we are dealing with is SmartMIPS, a superset of the MIPS assembly programming language [21]. Informally, an execution state of a SmartMIPS program comprises the contents of registers and of the memory. They both consist of *finite-size integers* (of type int n when the underlying bit representation is n-bit long). A finite-size integer can be interpreted either as an unsigned integer (by the function u2Z) or as a signed integer (by the function s2Z), according to the two's complement notation.

The register file is formalized as a store (of type store.t): it is a finite map from registers to finite-size integers. There are 32 general-purpose registers (here-after ranged over by rx, a_i , etc.) that hold 32-bit integers. Among them, there is in particular a special register r0 constantly holding 0_{32} . There is also the MIPS *multiplier*, an additional set of three registers (LO, HI, ACX) dedicated to arithmetic computations. The value held by the general-purpose register rx in the store s is noted $[[rx]]_{\mathcal{R}}$ s.

The flat memory of the computer is formalized as a heap (of type heap.t): a finite map from natural numbers to 32-bit integers. (We restrict ourselves to assembly programs that address memory by words, as customary with MIPS.) The heap is finite, of size $\beta = 2^{32}$.

Formally, a *state* of execution of an assembly program is a pair of a store and a heap, as defined above.

2.2 Overview of our formalization of Separation logic

Separation logic [26] is an extension of Hoare logic that deals elegantly with pointers while supporting local reasoning (see the end of this section).

The assertions that appear in the pre- and postconditions of Separation logic triples are *shallow encoded* in our development, i.e., they are formalized as functions from states to Prop, the sort of propositions in Coq:

 $\texttt{Definition assert} \ := \ \texttt{store.t} \ \rightarrow \ \texttt{heap.t} \ \rightarrow \ \texttt{Prop} \,.$

The simplest assertion is **emp**, that holds when the heap is empty, regardless of the store:

The assertion that is the most characteristic of Separation logic is the *separating conjunction*. Given two assertions P and Q, P \star Q holds when the heap of the state can be split into disjoint heaps such that P and Q hold respectively. This is formalized by the following definition:

The most primitive assertion of Separation logic is the *mapsto* formula that specifies individual memory cells. Let us assume that we are given a language of expressions ranged over by \mathbf{e} and an evaluation function from stores to finite-size integers (notation: $[\mathbf{e}]_{\mathcal{E}} \mathbf{s}$). The mapsto formula $\mathbf{e} \xrightarrow{1} \mathbf{e}'$ holds when the heap consists exactly of the memory cell that contains the word \mathbf{e}' and whose address is \mathbf{e} (aligned on a word-boundary). This is formalized by the following definition:

We extend the maps of formula to deal with contiguous memory cells. The formula $e \mapsto 1$ holds when the heap consists exactly of the contiguous memory cells that contain the words of the list 1 whose head is pointed to by e. This is formalized by the following definition:

Fixpoint mapstos e l : assert := match l with | nil \Rightarrow fun s h \Rightarrow u2Z ([[e]]_{\mathcal{E}} s) mod 4 = 0 \land emp s h | hd :: tl \Rightarrow (e $\stackrel{1}{\mapsto}$ int_e hd) \star (mapstos (e + int_e 4_{32}) tl) end.

Above, int_e is the constructor for constant expressions and the semantics of + is the addition as implemented by the hardware.

We have actually formalized Separation logic in previous work following Reynolds [26]; we refer the reader to [1, 2, 18] for the complete detail of such an encoding in Coq. Let us just state the *frame rule* that allows for local reasoning. We will use the frame rule primarily to compose the code of functions (see Sect. 3.3 for illustration).

Assume that we are given a syntax and a semantics for some programming language, and let c be some program. We write { P } c { Q }, where P and Q are Separation logic assertions, for Hoare triples. Let us assume that we are given a function modified_regs, that extracts the variables modified by the execution of a program c, as well as a predicate independent 1 R, indicating whether the validity of the assertion R depends on the variables occurring in 1. The frame rule is formally stated as follows:

```
Lemma frame_rule P c Q : { P } c { Q } \rightarrow
\forall R, independent (modified_regs c) R \rightarrow
{ P * R } c { Q * R }.
```

Intuitively, it means that any Hoare triple that has been established locally (i.e., relatively to the memory footprint captured by the assertions P and Q) can be safely extended beyond its memory footprint (the extra memory being captured by the assertion R) as long as the execution of the program does not interfere with it.

2.3 Unsigned multi-precision integer

As depicted in Fig. 1, an unsigned multi-precision integer consists of an array of words in memory (its *pay-load*) that is pointed to by a register, the length of the payload being kept in another register. The payload is of course interpreted as the encoding of a positive integer (it is understood that the least significant word comes first in the payload). Since we are dealing with a 32-bit architecture, the base of the encoding is 2^{32} .



Fig. 1 An unsigned multi-precision integer

We define a Separation logic assertion to state that a (positive) integer is implemented as an unsigned multiprecision integer. var_unsign k rx val holds when the positive integer val is implemented by a payload of size k pointed to by register rx. This is formalized in Coq as follows:

Line 1 specifies that the array does not "wrap around" the heap (recall from Sect. 2.1 that the heap is finite of size β). This is an expected property that is for example guaranteed by standard dynamic memory allocation routines and that prevents overflows when accessing the memory. Line 2 specifies that val can safely be encoded in the base $2^{32} = \beta$ as a payload of size k, in other words that the multi-precision integer indeed fits in memory. As seen in Sect. 2.2, line 3 is a Separation logic formula; it specifies that the register rx points to the encoding of val (Z2ints 32 converts an arbitrary-precision integer into the corresponding list of words).

2.4 Signed multi-precision integer

Compared to unsigned multi-precision integers, the encoding (and therefore the formalization) of signed multiprecision integers is of course more involved. Signed multi-precision integers are usually encoded using *signmagnitude*. This means that they are represented by a payload to be interpreted as unsigned, the sign information being kept separately. Performance being crucial, the zero integer is treated as a special case; this is for example what is done in GMP [31, Sect. 17.1].



Fig. 2 A signed multi-precision integer

Fig. 2 pictures a typical encoding of signed multiprecision integers. The first word of this data structure contains the size in words of the magnitude (as for the unsigned case, we call it payload). More precisely, this size is a signed integer whose absolute value is the length of the payload and whose sign is the sign of the multi-precision integer being represented. There is a special case: the zero multi-precision integer is represented by having the size set to zero, in which case the contents of the payload are ignored.

The second word of the data structure depicted in Fig. 2 is a pointer to the payload. Actually, we are here mimicking GMP (except for the _mp_alloc field in GMP, that is used to do reallocation, which we defer to future work.)

Before the formalization in terms of Separation logic, we first formalize the relation between an integer value val and the elements of its sign-magnitude encoding: the size sz (of type int 32) and the list X (of type list (int 32) and of length k):

Line 1 just fixes the length of the payload. Line 2 formalizes the relation between the actual length of the payload (k) and the size that is encoded (sz). (Zsgn is 0, 1, or -1, according to whether its argument is zero, positive, or negative, respectively.) When sz is not 0, this ensures that the absolute values of sz and k are the same; but, importantly, the fact that sz is 0 does not imply that k is 0. Line 3 forces the size that is encoded (sz) and the value that is encoded (val) to be of the same sign (in particular, to be 0 simultaneously). Finally, line 4 formalizes the relation between the actual contents of the payload (X) and the value that is encoded (val). (Sum k X computes the value encoded by the first k finite-size integers of list X; it is the converse of Z2ints 32). In particular, the fact that val is 0, does not imply that the payload X is zeroed. Also, X cannot be 0 if val and 1 are not 0.

In summary, the peculiarity of the SignMagn predicate is to let the contents of the payload unspecified when the encoded value val is zero, thus achieving the same design principle as in GMP.

We define a Separation logic assertion to state that a (possibly negative) integer is implemented as a signed multi-precision integer. var_signed k rx val holds when the relative integer val is implemented by a signed multi-precision integer pointed to by register rx with a payload of length k:

Like the unsigned case, lines 2 and 3 avoid wrap-around's. In the Separation logic formula line 5, the first conjunct contains a pointer p to the second conjunct. Here, the length k of the payload has been made a parameter of the definition because we will be dealing later with a mix of signed and unsigned multi-precision integers, the latter requiring explicit mention of the payload length. Formalization of dynamic allocation that we plan for future work should alleviate this restriction.

3 Verification of primitive arithmetic functions

The purpose of this section is to explain how we formally prove the functional correctness of primitive operations for signed arithmetic. We consider a version of signed multi-precision addition as a running example.

First, we explain the syntax and semantics of Smart-MIPS assembly programs (Sect. 3.1); this presentation completes Sect. 2.1 where we explained the formalization of the states of execution. Then, we comment on the concrete example of an implementation of the signed addition (Sect. 3.2). (See Table 1 for references to more examples.) Finally, we explain the corresponding correctness statement and comment on its formal verification (Sect. 3.3).

3.1 Syntax and semantics of assembly programs

Fig. 3 summarizes the syntax of the SmartMIPS programs that we are dealing with. We have formalized about thirty basic, one-step instructions (entry cmd0, instructions are named after the official documentation [21]). Some of them are specific to SmartMIPS

	b ::	= b	eq r1 r2	bne r1	r2
		b	ltz r	bgtz r	
		b;	gez r	blez r	
	cmd0	::=	nop		add r1 r2 r3
			addi r1 r	2i	addiu r1 r2 <i>i</i>
		i	addu r1 r	2 r3	and r1 r2 r3
		i	andi r1 r	·2 i	lw r1 <i>i</i> r2
		i	lwxs r1 r	2 r3	maddu r1 r2
		i	mfhi r1		mflhxu r1
		ł	mflo r1		movn r1 r2 r3
		ł	movz r1 r	·2 r3	msubu $r1 r2$
		ł	mthi r1	2 1 3	mtlo r1
			multu r1	r2	nor $r1$ $r2$ $r3$
			r^{1}	r2	sll r1 r2 a
				ן כיי מיני	altu n1 n2 n2
			SIIV II I	213	
			sra ri rz		srI rI r2 a
			srlv r1 r	2 r3	subu r1 r2 r3
			sw r1 i r2	2	xor r1 r2 r3
			xori r1 r	2 i with	$0 \le i < 2^{16}, 0 \le a < 2^{3}$
	cmd	::=	cmd0		
			c1 ; c2		
IF b THEN c1 ELSE					c2
		Ì	While $b \{$	c }	

Fig. 3 Syntax of SmartMIPS assembly programs

and not part of MIPS32. For example, lwxs, that loads a word from memory using scaled indexed addressing, has been introduced to improve performance of bytecode interpreters. maddu, multu, and mflhxu rely on the new ACX register that receives the carry out from the HI register. (Fig. 19 illustrates the usage of special instructions with the code for unsigned multi-precision addition.) In Fig. 3, *i* corresponds to 16-bit integers, a (in shifts) corresponds to 5-bit integers. These basic instructions can be composed together using sequence, structured branching, and while-loops (entry cmd in Fig. 3). Programs written with this syntax have therefore a structured control-flow. Standard Smart-MIPS programs with labeled jumps are obtained via certified compilation [2]. Conditional control-flow commands make use of tests between registers (entry b in Fig. 3). To ease reading, we write IF_BEQ r1 r2 instead of IF (beg r1 r2), and so on. General-purpose registers are not hard-wired in programs but will be made parameters of programs (see for example Fig. 4).

The semantics of SmartMIPS assembly programs is formalized following the official documentation [21]; in particular, it takes into account the various error situations such as overflow conditions or alignment restrictions that lead to undefined behaviors. We distinguish error states with an option type: $\lfloor s, h \rfloor$ represents a valid state, \bot represents error states. We note $\lfloor s, h \rfloor \succ c \rightarrow s'$ the (big-step) operational semantics of the cmd assembly language; it reads: starting from state $\lfloor s, h \rfloor$, execution of the program p leads to the state s'; s' can be a valid state or an error state. Concretely, this operational semantics is formalized in Coq as an inductive predicate. It is provably deterministic. By way of example, here follows the semantics of the instruction lw ("load word"). The execution of lw r1 i r2 amounts to loading in register r1 the contents of the address obtained by (hardware) addition of the base r2 with the offset i (with i appropriately sign-extended). This is captured by the constructor $exec0_lw$ of the operational semantics:

exec0_lw :
$$\forall$$
 s h r1 i r2 p z,
u2Z ([[r2]]_R s +_h signext 16 i) = 4 * p \rightarrow
heap.get p h = [z] \rightarrow
[s, h] \succ lw r1 i r2 \rightarrow
| store.upd r1 z s. h |

In contrast, when the memory is not properly initialized or when the address is not on a word-boundary, the execution of lw r1 i r2 fails. This is captured by this other constructor of the operational semantics:

exec0_lw_error :
$$\forall$$
 s h r1 i r2,
 \neg (\exists p, u2Z (\llbracket r2 $\rrbracket_{\mathcal{R}}$ s +_h signext 16 i) =
 $4 * p \land \exists$ z, heap.get p h = \lfloor z \rfloor) \rightarrow
 \lfloor s, h $\rfloor \succ$ lw r1 i r2 \rightarrow \bot

See the online documentation [5] for more details, or [1, 2]. The semantics of further instructions will be illustrated concretely via examples in the course of this paper.

3.2 Example: In-place signed multi-precision addition

As an example of assembly code making use of signed integers, we display in Fig. 4 a variant of the signedunsigned addition, that adds in-place a signed multiprecision integer and an unsigned multi-precision integer (with payloads of the same length). This example illustrates in particular the technical difficulties caused by treating the zero multi-precision integer as a special case. To simplify our development, we adopt a layered approach: functions for signed arithmetic are implemented using functions for unsigned arithmetic; this is possible because (the absolute value of) a signed integer can always been seen as an unsigned integer by just looking at its payload. This lets us implement functions in an incremental way and factorizes the formalization. Below, we assume that we are given two functions (multi_add_u_u and multi_sub_u_u) that respectively add and subtract unsigned multi-precision integers (these functions originally come from [1]; they can be found online [5]; Fig. 19 reproduces the code of multi_add_u_u).

The algorithm for multi-precision addition in Fig. 4 first sorts out the situations in which one of the argument is zero: when the second argument is zero, nothing needs to be done besides clearing the overflow register (line 3); when the first argument is zero, it is enough

```
o Definition multi_add_s_u :=
     multi_is_zero_u rk ry a0 a1 a2
 1
     IF_BNE a_2, r0 THEN (* y = 0?
                                                          *)
2
       addiu a_3 r0 0_{16} (* no overflow *)
 з
      ELSE (* y \neq 0 *)
       multi_add_s_u0 rk rx ry a<sub>0</sub> a<sub>1</sub> a<sub>2</sub> a<sub>3</sub> a<sub>4</sub> a<sub>5</sub> rX.
 _7 \ \text{Definition} \ \text{multi}\_\text{add}\_\text{s}\_\text{u0} :=
     lw rX 4_{16} rx ; (* payload of X *)
 8
 9
     pick_sign rx a<sub>0</sub> a<sub>1</sub> ;
     IF_BGEZ \mathbf{a}_1 THEN (* 0 \leq x ? *)
10
       IF_BEQ a_1, r0 THEN (* x = 0 ? *)
11
         copy\_u\_u rk rX ry a_2 a_3 a_4;
12
         addiu a3 r0 0_{16} ; (* no overflow *) sw rk 0_{16} rx (* fix size *)
13
14
       ELSE (* \ 0 < x \ *)
15
         addiu a_3 rO 1_{16} ;
16
         multi_add_u_u rk a<sub>3</sub> ry rX rX a<sub>0</sub> a<sub>1</sub> a<sub>2</sub> ;
17
18
         mflo a<sub>3</sub> (* overflow *)
      ELSE (* x < 0 *)
19
       multi_lt rk ry rX a<sub>0</sub> a<sub>1</sub> a<sub>5</sub> a<sub>2</sub> a<sub>3</sub> a<sub>4</sub> ;
^{20}
       IF_BEQ a_5 , r0 THEN (* x \leq y ? *)
^{21}
         IF_BEQ \mathbf{a}_2 , r0 THEN (* x = y ? *)
^{22}
           addiu a_3 r0 0_{16} ; (* no overflow *)
23
           sw r0 0_{16} rx (* fix \ size \ *)
^{24}
         ELSE (* x < y *)
25
26
           multi_sub_u_u rk ry rX rX a<sub>0</sub> a<sub>1</sub> a<sub>2</sub> a<sub>3</sub> a<sub>4</sub> a<sub>5</sub> ;
           multi_negate rx a<sub>0</sub>
27
       ELSE (* x > y *)
28
         multi_sub_u_u rk rX ry rX a<sub>0</sub> a<sub>1</sub> a<sub>5</sub> a<sub>3</sub> a<sub>2</sub> a<sub>4</sub>.
```

Fig. 4 In-place signed-unsigned addition (see Fig. 19 for ${\tt multi_add_u_u})$

```
Definition multi_sub_s_s :=

lw rY 4_{16} ry ;

pick_sign ry a_0 a_1 ;

IF_BGEZ a_1 THEN (* 0 \le y ? *)

IF_BEQ a_1 , r0 THEN (* y = 0 ? *)

addiu a_3 r0 0_{16} (* no overflow *)

ELSE (* 0 < y *)

multi_sub_s_u rk rx rY a_0 a_1 a_2 a_3 a_4 a_5 rX

ELSE (* y < 0 *)

multi_add_s_u rk rx rY a_0 a_1 a_2 a_3 a_4 a_5 rX.
```

Fig. 5 In-place signed subtraction (see Fig. 4 for multi_add_s_u and Fig. 18 for multi_sub_s_u)

to copy (function copy_u_u) the contents of the second argument (line 12) and to update the size. Otherwise, when the first argument is strictly positive, it boils down to an unsigned multi-precision addition (line 17). Because of the special handling of zero, the situation where the first argument is strictly negative requires comparison between the two arguments. Upon equality, no computation needs to be performed and it is enough to set the size to zero (line 24); the (now unused) payload is left untouched, though we still have a pointer to it. Otherwise, in-place unsigned subtrac-

```
o Lemma multi_add_s_u_triple :
           \mathsf{nodup}\,(\,\mathsf{rk}\,,\ \mathsf{rx}\,,\ \mathsf{ry}\,,\ \mathsf{a}_0,\ \mathsf{a}_1,\ \mathsf{a}_2,\ \mathsf{a}_3,\ \mathsf{a}_4,\ \mathsf{a}_5,\ \mathsf{rX}\,,\ \mathsf{r0}\,)\,\rightarrow\,
           0 < k < 2^{31} \rightarrow (* \text{ not the weird number } *)
 2
 {}_3 \ \{ \ \mathrm{fun} \ s \ h \Rightarrow [\![ \ rx \ ]\!]_{\mathcal{R}} \ s = vx \ \land \ [\![ \ ry \ ]\!]_{\mathcal{R}} \ s = vy \ \land \ \mathtt{u2Z} \ [\![ \ rk \ ]\!]_{\mathcal{R}} \ s = k \ \land
                 (var_signed k rx X * var_unsign k ry Y) s h}
           \texttt{multi}\_\texttt{add}\_\texttt{s}\_\texttt{u} \texttt{ rk} \texttt{ rx} \texttt{ ry} \texttt{ a}_0 \texttt{ a}_1 \texttt{ a}_2 \texttt{ a}_3 \texttt{ a}_4 \texttt{ a}_5 \texttt{ rX}
 \mathbf{5}
          fun s h \Rightarrow \exists X' sz' ptr,
     {
 6
                 [\![ rx ]\!]_{\mathcal{R}} s = vx \land [\![ ry ]\!]_{\mathcal{R}} s = vy \land u22 [\![ a_3 ]\!]_{\mathcal{R}} s \le 1 \ (* \ potential \ overflow \ *) \land
                (rx \mapsto sz' :: ptr :: nil * int_e ptr \mapsto X' * var_unsign k ry Y) s h \land length X' = k \land s2Z sz' = Zsgn (s2Z sz') * k \land Zsgn (s2Z sz') = Zsgn (X + Y) \land
 8
 9
                      \mathsf{Zsgn} \ ( \ \mathsf{s2Z} \ \ \mathsf{sz} \ ') \ \ \ast \ ( \ \mathsf{Sum} \ \ \mathsf{k} \ \ \mathsf{X} \ ' \ + \ \mathsf{u2Z} \ \ [ \ \mathsf{a}_3 \ ]]_{\mathcal{R}} \ \ \mathsf{s} \ \ \ast \ \ \beta^{\mathsf{k}} ) \ = \ \mathsf{X} \ + \ \mathsf{Y} \ \ \} \, . 
10
```

Fig. 6 Formal specification of the in-place signed-unsigned multi-precision addition of Fig. 4

tion (lines 26 and 29), possibly coupled with negation (function multi_negate), finishes the algorithm.

The algorithm we have just commented on for the in-place signed-unsigned addition as an easy counterpart for subtraction; let us call multi_sub_s_u its implementation (for the sake of completeness, we provide its code in Fig. 18). Given these two functions, it is easy to finally implement the in-place signed multi-precision subtraction (see Fig. 5).

3.3 Example: Verification of multi-precision addition

For primitive arithmetic functions (functions that correspond to primitive arithmetic operations such as addition), it is technically manageable to perform a direct proof in Hoare logic. Here, Separation logic (Sect 2.2) comes in handy: it is easy to deal with pointers that navigate inside the multi-precision integers; the use of the separating conjunction in specifications makes it clear whether the function operates in-place or not; when the target functions uses other functions, their proofs can be composed using the frame rule.

For example, the result of the formal verification of the multi-precision addition of Fig. 4 takes the form of the Hoare triple of Fig. 6.

Precondition of Fig. 6 The most important part of the precondition is the specification that the heap contains a signed integer (var_signed k rx X, encoding of X) and an unsigned integer (var_unsign k ry Y, encoding of Y) (see line 4). The nodup predicate of line 1 specifies a list of pairwise distinct registers, a necessary condition for correct execution. Line 2 seeks to avoid the undesirable case of the size being the so-called "weird number": in two's complement notation -2^{31} has indeed no positive inverse.

Postcondition of Fig. 6 The most informative part of the postcondition is its last conjunct (see line 10). If we forget about the overflow (the overflow bit is stored

in a_3), it says that the resulting size sz' and the resulting payload X' are indeed the result of the addition X and Y:

Zsgn (s2Z sz') * Sum k X' = X + Y

Yet, potential overflow makes the most generic postcondition a little bit more involved. Potential overflows can indeed break the encoding of the first argument as a signed multi-precision integer, that is why the memory after execution of the program exhibits the pointsto structure of the once-signed integer (line 8). Line 9 nevertheless keeps tract of the relations between the results of the computation.

Similarly to the example of in-place signed-unsigned addition, we have also formally verified the in-place signed subtraction whose code appeared in Fig. 5, as well as other assembly functions that are summarized in Table 1.

4 Verification using simulation

As seen in Sect. 3, Hoare triples for arithmetic functions can become technically involved. Our experience led us to seek for alternative approaches to verify larger functions, such as the binary extended gcd algorithm we will see in Sect. 6. This is why we experiment with formal verification of larger functions by providing a pseudocode version of the verification target together with an assembly version and by showing a formal simulation between both.

In this section, we first introduce a pseudo-code programming language (Sect. 4.1). Second, we introduce a generic definition of simulation between pseudocode and assembly (Sect. 4.2). Then, we provide lemmas to prove simulation compositionally (Sect. 4.3). Last, we instantiate the generic definition of simulation with a relation between arbitrary-precision and multiprecision integers (Sect. 4.4).

4.1 Formalization of pseudo-code

Fig. 7 displays the syntax of pseudo-code programs. Variables are ranged over by x, y, etc. We are given a type for primitive arithmetic expressions (addition, subtraction, multiplication, division, remainder, and negation) ranged over by e. We are also given a type for boolean expressions (ranged over by b). The syntax for commands correspond to a type pcmd and they are ranged over by p.



The semantics for pseudo-code commands is unsurprising. We are given a type pstore of stores with variables holding arbitrary-precision integers. Given a store st, we note $\llbracket b \rrbracket_{\mathcal{B}} st$ the truth value of the boolean expression b and $\llbracket e \rrbracket_{\mathcal{E}} st$ the integer value of the arithmetic expression e. We note $\lfloor st \rfloor \succ p \rightarrow \lfloor st' \rfloor$ the (big-step) operational semantics of the pseudo-code language: starting from store $\lfloor st \rfloor$, the execution of the program p leads to the store $\lfloor st' \rfloor$ (\bot models error states). For illustration, the operational semantics of the assignment x \leftarrow e is captured by the following constructor:

exec0_assign :
$$\forall$$
 st x e,
 \lfloor st $\rfloor \succ x \leftarrow e \rightarrow$
 \downarrow store.upd x (\llbracket e $\llbracket_{\mathcal{E}}$ st) st \downarrow

See the online documentation [5] for more details, or [18] for the original presentation of this pseudo-code language.

4.2 Forward simulation

We want to reason about the equivalence between two programs: (abstract) pseudo-code on the one hand, and (concrete) assembly code on the other hand. For that purpose, we introduce the type of relations between a state of the pseudo-code (type pstore) and a state of the assembly language (a pair of a store store.t and a heap heap.t):

Given the pseudo-code p and the assembly program c, the simulation that preserves the relation R under initial

conditions P_0 is noted " $p \lesssim (R, P_0) \ c$ " and is defined as follows:

In other words, when p and c are started at states related by R, they still end up in states related by R.

fwd_sim is a forward simulation in the sense of Leroy [16]. It is biased towards imperative programs and is therefore a simplification of the homonymous definition for concurrent systems [17]. fwd_sim can also be seen as a simplification of the "correspondence" predicate of Winwood et al. [32], in particular because we are in a deterministic setting.

Once forward simulation is proved, it becomes possible to transport formally correctness from the pseudocode to assembly, thus effectively reducing the proof of correctness of the assembly to a simulation proof and the proof of correctness of the easier pseudo-code (see [5]).

We also define a notion of simulation that relates boolean expressions from the pseudo-code (as defined in Fig. 7) and their equivalent in assembly code. Strictly speaking, there is no boolean expression in assembly but they can be simulated with a piece of code and a test between registers (second entry in Fig. 3). We note "b $\leq_b(R)$ pre ; post" the fact that a boolean test b is simulated by a piece of code pre and a test between registers post under the relation R. This is formalized as follows:

```
Definition fwd_sim_b R b pre post :=

∀ st s h, R st s h →

∃ s', [ s, h ] ≻ pre → [ s', h ] ∧

[ b ]<sub>B</sub> st ↔ [ post ]<sub>B</sub> s'.
```

4.3 Composition lemmas

This section presents the main lemmas to reason compositionally about forward simulation. As a preliminary step, we introduce intermediate definitions to express the side-conditions of these composition lemmas. The first definition is similar to the semantics of relational Hoare logic, a proof system to relate the execution of pairs of programs, typically a program and its optimized version [6]. Concretely, relational Hoare logic expresses the fact that a relation is preserved by the execution of two programs **p** and **c** in the following way: if the initial states of **p** and **c** satisfy the relation **P**, then the final states of **p** and **c** satisfy the relation **Q**, which we note $\mathbf{p} \sim \mathbf{c} : \mathbf{P} \Rightarrow \mathbf{Q}$. Our definition actually slightly generalizes relational Hoare logic because we are dealing with two programs p and c in different languages:

Simulation of sequence The composition lemma for sequences shows that simulation of a sequence of instructions can be broken down to the simulations of each part:

The side-condition $p \sim c : P \Rightarrow Q$ formalizes the correct propagation of initial conditions.

We now come to the composition lemmas for structured branching and while-loops. They are a bit more involved because simulation between boolean expressions (as formalized by fwd_sim_b) is required. Again to express side-conditions, we introduce another intermediate definition that states that the execution of an assembly program c does not change the validity of a relation, ignoring the execution of pseudo-code:

Simulation of structured branching There is a simulation between structured branching in pseudo-code and in assembly code, if there is a simulation between the taken branches and if there is a simulation between boolean tests on both sides:

```
\begin{array}{c} \mbox{Lemma fwd_sim_ifte} \\ \mbox{pre post p1 p2 c1 c2 R P_0 :} \\ \mbox{invariant } (R \ \land \ P_0) \ \mbox{pre} \rightarrow \\ \mbox{b} \ \lesssim_b(R \ \land \ P_0) \ \mbox{pre }; \ \mbox{post} \rightarrow \\ \mbox{p1} \ \lesssim(R, \ \mbox{fun st s } h \Rightarrow P_0 \ \mbox{st s } h \ \land \\ \mbox{[ post ]}_{\mathcal{B}} \ \mbox{s } \land \ \mbox{[ b ]}_{\mathcal{B}} \ \mbox{st )} \ \mbox{c1} \rightarrow \\ \mbox{p2} \ \lesssim(R, \ \mbox{fun st s } h \Rightarrow P_0 \ \mbox{st s } h \ \land \\ \mbox{$\neg$ [ post ]}_{\mathcal{R}} \ \mbox{s } \land \ \mbox{$\neg$ [ b ]}_{\mathcal{B}} \ \mbox{st )} \ \mbox{c2} \rightarrow \\ \mbox{(IF b THEN p1 ELSE p2)} \ \lesssim(R, \ \mbox{P_0}) \\ \mbox{(pre ; IF post THEN c1 ELSE c2).} \end{array}
```

Simulation of while-loops As can be expected, simulation of while-loops requires, as a side-condition, an invariant about the propagation of the initial condition (P_0 below), the latter being captured by relational Hoare logic:

We will see a concrete application of this composition lemma in Sect. 6.4.

4.4 Instantiation for signed arithmetic

We now define concretely the relation for arithmetic between the execution states of pseudo-code and assembly programs. More precisely, the relation we define relates (1) a store for pseudo-code where variables contain arbitrary-precision integers, and (2) a state of execution of an assembly program where registers point to multi-precision integers (as explained in Sect. 2) containing the same values as the pseudo-code variables.

We first introduce a type for multi-precision integers. A multi-precision integer is either an unsigned multi-precision integer, implemented by two registers, one for the pointer to the payload and one for the size, or a signed multi-precision integer, implemented by the length of the payload and a pointer to the header of the data structure:

The point of this abstract definition of a multi-precision integer is to define the relation between, on the one hand, one pseudo-code variable, and, on the other hand, one multi-precision integer. A pseudo-code variable x is related to a multi-precision integer mx (of type mint) when the variable x contains the same value as the one encoded by the multi-precision integer mx. Put formally:

```
Definition var_mint x mx : Rel :=

fun st s h \Rightarrow

match mx with

| unsign rk rx \Rightarrow var_unsign

(u2Z [[ rk ]]<sub>R</sub> s) rx ([[ x ]]<sub>E</sub> st) s h

| signed k rx \Rightarrow

var_signed k rx ([[ x ]]<sub>E</sub> st) s h

end.
```

We now come to the relation between a pseudo-code store and an assembly state. A pseudo-code store and an assembly state are related by state_mint d (where d is an association list) when all the arbitrary-precision integer variables in the domain of d are implemented by their image according to the map d:

```
o Definition state_mint d : Rel :=
1 fun st s h \Rightarrow
2 (\forall x mx, get x d = \lfloor mx \rfloor \rightarrow
3 var_mint x mx st s (heap_mint mx s h)) \land
4 (\forall x y, x \neq y \rightarrow \forall mx my,
5 get x d = \lfloor mx \rfloor \rightarrow get y d = \lfloor my \rfloor \rightarrow
6 heap_mint mx s h \perp heap_mint my s h).
```

In this definition, heap_mint mx s h cuts out exactly that part of the heap that encodes the multi-precision integer mx. The first conjunct (starting at line 2) states that pseudo-code variables are related to the corresponding multi-precision integer in the association list. The second conjunct (starting at line 4) ensures that multiprecision integers are disjoint in the heap. The relation state_mint between pseudo-code variables and multiprecision integers is technically involved. This is essentially because there is a significant gap between, on one side, arbitrary-precision integers and, on the other side, their concrete implementations. This comes in contrast to relations used in proving, say, correctness of a compiler pass, where the gap between data on both sides is typically smaller than here.

5 Simulation for primitive arithmetic functions

In order to verify large arithmetic functions using simulation, we first need to equip primitive arithmetic functions, such as multi-precision signed addition, with simulation proofs.

5.1 Approach for simulation proofs

We found it easier in practice to split the proof of forward simulation into a proof of termination and a proof of partial forward simulation. Given the pseudo-code p and the assembly program c, the partial simulation that preserves the relation R under initial conditions P_0 is noted " $p \leq_p (R, P_0) c$ " and is defined as follows:

Put together, pfwd_sim and safe_termination imply forward simulation fwd_sim:

Lemma pfwd_sim_fwd_sim (R P₀ : Rel) p c :

$$p \leq_{p}(R, P_{0}) c \rightarrow$$

safe_termination (R $\land P_{0}$) c \rightarrow
 $p \leq_{n}(R, P_{0}) c$.

Formal proof of fwd_sim for a pair of a pseudo-code program and an assembly program is conceptually easy when we are given the Hoare triple that establishes the functional correctness of the assembly program at hand. Concretely, proofs of safe_termination are traditional termination proofs (typically by exhibiting a variant) after which one shows that the final state is not an error state by using the corresponding Hoare triple. Proofs of pfwd_sim are illustrated by a concrete example below.

5.2 Example: Simulation for multi-precision addition

Intuitively, the proof of partial forward simulation for the addition multi_add_s_u defined in Sect. 3 makes explicit the conditions under which it behaves as the addition for arbitrary-precision integers. This setting is pictured in Fig. 8.



Fig. 8 Simulation for signed-unsigned addition

Fig. 9 is the formal version of Fig. 8. It states that the executions of, on the one hand, the pseudo-code $x \leftarrow x + y$ (with $0 \le y$) (see line 4) and of the assembly code multi_add_s_u rk rx ry... (see line 9) preserve the relation

```
state_mint
(x \mapsto signed k rx \uplus y \mapsto unsign rk ry \uplus d)
```

that appears at line 5. The relation state_mint was defined in Sect. 4.4 and d is an association list with no register in common with the code (as specified by lines 2–3). Because of potential overflows, this relation does not hold in general, hence the restrictions enforced at line 8 in the initial conditions (Zabs is the absolute value in the Coq standard library).

6 Application: Binary extended gcd algorithm

This section illustrates verification using simulation as introduced in Sect. 4 on a non-trivial program. We show that there is a simulation between the pseudocode version of the binary extended gcd algorithm and an assembly implementation. The proof of simulation is performed compositionally (using the lemmas from Sect. 4.3) using the individual simulation proofs for primitive arithmetic functions (as the one we proved in Sect. 5.2 for addition). o Lemma pfwd_sim_multi_add_s_u : $\begin{array}{l} \mathsf{nodup}\,(x,\ y) \rightarrow \, \mathsf{nodup}\,(\mathsf{rk}\,,\ \mathsf{rx}\,,\ \mathsf{ry}\,,\, \mathsf{a}_0,\, \mathsf{a}_1,\, \mathsf{a}_2,\, \mathsf{a}_3,\, \mathsf{a}_4,\, \mathsf{a}_5,\,\,\mathsf{rX}\,,\,\,\mathsf{r0}\,) \rightarrow \\ \texttt{disj}\,\,(\,\texttt{mints_regs}\,\,(\,\texttt{cdom}\,\,d\,))\,\,\,(\mathsf{a}_0\,::\, \mathsf{a}_1\,::\, \mathsf{a}_2\,::\, \mathsf{a}_3\,::\, \mathsf{a}_4\,::\, \mathsf{a}_5\,::\,\mathsf{rX}\,::\,\mathsf{nil}\,) \rightarrow \end{array}$ 1 2 $x \not\in \text{dom } d \rightarrow \text{signed } k \text{ rx} \not\in \text{cdom } d \rightarrow y \not\in \text{dom } d \rightarrow \text{unsign } \text{rk } \text{ry} \not\in \text{cdom } d \rightarrow$ 3 $x \leftarrow x + y$ 4 $\leq_p(\texttt{state_mint} (x \Leftrightarrow \texttt{signed} k rx \uplus y \mapsto \texttt{unsign} rk ry \uplus d),$ $\mathbf{5}$ fun st s _ \Rightarrow 0 < u2Z ([[rk]] $_{\mathcal{R}}$ s) < 2^{31} \wedge 6 $k \; = \; \texttt{u2Z} \; \left(\; [\ \texttt{rk} \;] _{\mathcal{R}} \; \texttt{s} \; \right) \; \wedge \;$ 7 $\mathsf{Zabs} \ (\llbracket \ \mathsf{x} \ \rrbracket_{\mathcal{E}} \ \mathsf{st} \) < \beta^{\mathtt{k}} \ \land \ 0 \leq \llbracket \ \mathsf{y} \ \rrbracket_{\mathcal{E}} \ \mathsf{st} < \beta^{\mathtt{k}} \ \land \ \mathsf{Zabs} \ (\llbracket \ \mathsf{x} \ \rrbracket_{\mathcal{E}} \ \mathsf{st} + \llbracket \ \mathsf{y} \ \rrbracket_{\mathcal{E}} \ \mathsf{st} \) < \beta^{\mathtt{k}})$ 8 9 $\texttt{multi}_\texttt{add}_\texttt{s}_\texttt{u} \texttt{ rk rx ry } \texttt{a}_0 \texttt{a}_1 \texttt{a}_2 \texttt{a}_3 \texttt{a}_4 \texttt{a}_5 \texttt{ rX}.$

Fig. 9 Simulation for multi-precision addition

6.1 Pseudo-code for the binary extended gcd algorithm

The binary extended gcd algorithm is an extension of the celebrated Euclid algorithm: it combines the extended gcd algorithm, that computes the gcd of two integers together with the integers that satisfy the corresponding Bézout identity, with the binary gcd algorithm, that computes the gcd efficiently by replacing multi-precision divisions with shifts.

We borrow the pseudo-code for the binary extended gcd algorithm from authoritative literature [15, p. 646]. The algorithm **begcd** of Fig. 10 computes the gcd of u and v and stores the result in u_3 and g.

```
\begin{array}{l} \text{Definition begcd } g \ u \ v \ u_1 \ u_2 \ u_3 \ v_1 \ v_2 \ v_3 \ t_1 \ t_2 \ t_3 \ := \\ g \leftarrow 1 \ ; \\ \text{prelude } u \ v \ g \ ; \\ \text{init } u \ v \ u_1 \ u_2 \ u_3 \ v_1 \ v_2 \ v_3 \ t_1 \ t_2 \ t_3 \ ; \\ \text{WHILE } t_3 \ \neq \ 0 \ \{ \\ \text{WHILE } t_3 \ \% \ 2 \ = \ 0 \ \{ \ \text{halve } u \ v \ t_1 \ t_2 \ t_3 \ \} \ ; \\ \text{reset } u \ v \ u_1 \ u_2 \ u_3 \ v_1 \ v_2 \ v_3 \ t_1 \ t_2 \ t_3 \ ; \\ \text{subtract } u \ v \ u_1 \ u_2 \ u_3 \ v_1 \ v_2 \ v_3 \ t_1 \ t_2 \ t_3 \ \} . \end{array}
```

Fig. 10 The binary extended gcd algorithm (see Fig. 20 for $_{9}$ the implementation in assembly, and Fig. 12, 14, 15, 16, and $_{10}$ 17 for auxiliary functions)

The auxiliary function **prelude** halves the inputs as much as possible, recording the number of iterations in g. It is an interesting step because it reduces the size of data by means of mere shifts. Indeed, the gcd is preserved (modulo shifts) because when a and b are even, $gcd(a,b) = 2 \times gcd(a/2, b/2)$. We detail this step further as an illustration in Sect. 6.4.

There are several other variables $(\mathbf{u}_i, \mathbf{v}_i, \mathbf{t}_i)$ in the binary extended gcd algorithm that are manipulated in such a way that the relations $\mathbf{u} * \mathbf{u}_1 + \mathbf{v} * \mathbf{u}_2 = \mathbf{u}_3$ (that will give the Bézout identity), $\mathbf{u} * \mathbf{v}_1 + \mathbf{v} * \mathbf{v}_2 = \mathbf{v}_3$, and $\mathbf{u} * \mathbf{t}_1 + \mathbf{v} * \mathbf{t}_2 = \mathbf{t}_3$ hold after each call to one of the auxiliary functions. In short, the auxiliary function init initializes the variables \mathbf{u}_i , \mathbf{v}_i , and \mathbf{t}_i using \mathbf{u} , \mathbf{v} , 0, or 1 (see the code in Fig. 14). The auxiliary function halve tries to halve the temporary variables t_i (see the code in Fig. 15). The auxiliary function **reset** updates the variables u_i or v_i using the variables t_i (see the code in Fig. 16). The auxiliary function subtract updates the temporary variables t_i using $u_i - v_i$ (see the code in Fig. 17).

6.2 Correctness of the binary extended gcd algorithm

The first task is of course to make sure that the pseudocode behaves as expected. This correctness statement is captured by the Hoare triple displayed in Fig. 11, where Zgcd is the gcd function of the standard Coq library.

```
o Lemma begcd_triple :
     \mathsf{nodup}\,(\,g\,,\ u\,,\ v\,,\ u_1\,,\ u_2\,,\ u_3\,,\ v_1\,,\ v_2\,,\ v_3\,,\ t_1\,,\ t_2\,,\ t_3)\,\rightarrow\,
1
     0 \ < \ \mathsf{vu} \ \rightarrow \ 0 \ < \ \mathsf{vv} \ \rightarrow
^{2}
     { fun st \Rightarrow uv_init vu vv u v st }
3
     { fun s \Rightarrow
5
6
           Zgcd vu vv = \llbracket g \rrbracket_{\mathcal{E}} st * \llbracket u<sub>3</sub> \rrbracket_{\mathcal{E}} st \land
           \mathsf{vu} \ \ast \ \llbracket \ \mathsf{u}_1 \ \rrbracket_{\mathcal{E}} \ \mathsf{st} \ + \ \mathsf{vv} \ \ast \ \llbracket \ \mathsf{u}_2 \ \rrbracket_{\mathcal{E}} \ \mathsf{st} \ =
7
                                              [[ g ]]<sub>€</sub> st * [[ u<sub>3</sub> ]]<sub>€</sub> st ∧
8
           uivi_bounds u v u_1 v_1 u_2 v_2 u_3 v_3 st \wedge
9
           ti\_bounds u v t_1 t_2 t_3 st }.
```

Fig. 11 Correctness of the binary extended gcd algorithm

Precondition of Fig. 11 Line 2 declares two strictly positive inputs as ghost variables; the predicate uv_init at line 3 specifies that the input variables u and v are initialized correctly with the ghost variables:

Postcondition of Fig. 11 Line 6 states that the variables u_3 and g indeed contains the gcd of the inputs; lines 7–8 show that the variables u_1 and u_2 realize the Bézout identity. Besides functional correctness, the postcondition also states that all the variables that are manipulated by the algorithm remain bounded by the inputs.

Ensuring this fact is the role of the uivi_bounds and ti_bounds predicates:

6.3 From pseudo-code to assembly

Starting from the pseudo-code we explained in the previous section, we produce assembly programs using our library of verified assembly functions for signed multiprecision arithmetic. In practice, we map to each pseudocode instruction an assembly function such that there is an adequate simulation between both. For example, the result of this process can be observed in the case of the auxiliary function halve in Fig. 15. There, the pseudo-code addition is mapped to the assembly function multi_add_s_u, the corresponding simulation between both being the one we saw in Sect. 5.

The correspondence between the pseudo-code and the assembly program is further highlighted by Figures 12, 14, 16, and 17. The assembly programs are naturally given the same control-flow structure as the pseudo-code; this is convenient for applying the composition lemmas discussed in Sect. 4.2. Even though our library of assembly functions does not handle dynamic allocation, this correspondence is perfectly meaningful because we know that all the variables in the binary extended gcd algorithm lie between -vv and vu (as specified in Fig. 11); as a consequence, we can assume that the payload of all the multi-precision integers is stored into the same amount of words.

6.4 Example: Simulation of the prelude of the binary extended gcd algorithm

As explained in the previous section, the formal proof of simulation between the binary extended gcd in pseudocode and its assembly counterpart decomposes naturally according to the auxiliary functions. Let us illustrate one of these subgoals using the simulation proof for the auxiliary function prelude. This function is displayed with its assembly counterpart prelude_mips in Fig. 12. We first introduce some notation to simplify the presentation. Let us note d the association list that associates all the variables from the pseudo-code in the binary extended gcd to multi-precision integers:

```
Definition d :=

g \mapsto unsign rk rg \uplus u \mapsto unsign rk ru \uplus

v \mapsto unsign rk rv \uplus u_1 \mapsto signed k ru_1 \uplus

u_2 \mapsto signed k ru_2 \uplus u_3 \mapsto signed k ru_3 \uplus

v_1 \mapsto signed k rv_1 \uplus v_2 \mapsto signed k rv_2 \uplus

v_3 \mapsto signed k rv_3 \uplus t_1 \mapsto signed k rt_1 \uplus

t_2 \mapsto signed k rt_2 \uplus t_3 \mapsto signed k rt_3
```

Then, the formal statement of simulation between the pseudo-code prelude and the assembly prelude_mips is written as follows (we justify the initial condition in the next paragraph):

The formal proof of the simulation statement above essentially amounts to applying the composition lemmas we saw in Sect. 4.3: first for the while-loop (lemma fwd_sim_while), and then for the sequences in the body of the while-loop (lemma fwd_sim_seq). This decomposes the proof into simulation proofs between primitive operations (e.g., between the pseudo-code $x \leftarrow x / 2$ and the assembly function multi_halve_u) that are handled directly by simulation proofs we provide as a library (on the model of what we did in Sect. 5.2 for the addition).

Observe that in the case of the prelude of the binary extended gcd, the initial condition is necessary to establish the invariant required to simulate the while-loop. In essence, this invariant limits the size of g relatively to u so as to guarantee the absence of overflows (otherwise simulation could not be established because of the multiplication by 2 occurring in the body of the loop). Yet, this invariant does not deal with any gcd property. This is an illustration of the fact that the proof of simulation deals essentially with implementation-related aspects of the verification, functional correctness being the matter of the correctness statement for the pseudo-code (as summarized in the Hoare triple of Fig. 11 in our case).

6.5 Simulation for the binary extended gcd

Equipped with the simulation proofs for each auxiliary function as illustrated in the previous section, we are now in a position to prove the simulation between the

```
Definition prelude x y g :=
   WHILE x % 2 = 0 & & y % 2 = 0 {
    x ← x / 2 ;
    y ← y / 2 ;
    g ← g × 2 }.
   Definition prelude_mips :=
   multi_is_even_u_and rk rx ry a<sub>0</sub> a<sub>1</sub> ;
   WHILE (bne a<sub>0</sub> r0) {
    multi_halve_u rk rx a<sub>0</sub> a<sub>1</sub> a<sub>2</sub> a<sub>3</sub> ;
   multi_halve_u rk ry a<sub>0</sub> a<sub>1</sub> a<sub>2</sub> a<sub>3</sub> ;
   multi_double_u rk rg a<sub>0</sub> a<sub>1</sub> a<sub>2</sub> a<sub>3</sub> ;
   multi_lis_even_u_and rk rx ry a<sub>0</sub> a<sub>1</sub> }.
```

Fig. 12 Pseudo/assembly code for the prelude function of the binary extended gcd algorithm (see [5] for details)

binary extended gcd algorithm and its assembly implementation, simply by appealing to the composition lemmas. The formal statement is displayed in Fig. 13.

Fig. 13 Simulation for the binary extended gcd algorithm

The association list d was defined in the previous section. The initial condition deserves some explanation. The predicate uv_init has already been explained in Sect. 6.2. The predicate uv_bound establishes an important link between the pseudo-code inputs and the length of the payload of multi-precision integers in order to guarantee the absence of overflows:

Line 2 specifies that the length of the payload of the multi-precision integers is smaller than 2^{31} , thus avoiding any conversion issue due to the two's complement notation (this issue was already evoked in Sect. 3.3). Line 3 specifies that the input values are strictly smaller than β^{k-1} (not β^k). This latter condition makes it possible to guarantee that there is no overflow during execution. Indeed, as we have explained in Sect. 6.2, the values of variables in the pseudo-code are all bounded by the inputs during execution (to be precise, after each invocation of init, halve, reset and subtract). So, at intermediate steps, all the multi-precision integers only require k words of payload. Yet, we cannot rule out the possibility for overflows *inside* auxiliary functions (consider for example the subtract function). We solve this problem by reserving the kth word of the payload for extra storage. This fact about the variables being

bounded transports from the pseudo-code to the assembly code through the state_mint relation. Since this is a non-trivial part of the proof of correctness of begcd, it is very satisfactory to be able to avoid dealing with this issue directly at the assembly level thanks to the simulation relation.

6.6 Technical aspects of the formalization

We use the Coq proof-assistant extended with SSRE-FLECT [13]. This is essentially to benefit from SSRE-FLECT's concise tactics; our development does not rely crucially on SSREFLECT's library.

The framework for pseudo-code (Sect. 4.1) and the framework for assembly code (Sect. 2.2 and 3.1) essentially come from previous work [1, 2, 18, 19]. Since our development is rather long, their availability was important to reduce the formalization burden. These frameworks use two safe axioms: proof irrelevance and the extensionality of predicates [30]. Proof irrelevance is used to provide finite maps with Leibniz equality. The extensionality of predicates is used to equate equivalent Separation logic assertions (type assert in Sect. 2.2) so that rewriting can be performed using Coq's native rewrite tactic. The Setoid library could have been used as an alternative. The operational semantics and Hoare logics of the pseudo-code and the assembly code are actually two instances of a module that factorizes proofs such as the soundness of Hoare logic. This module can be used to ease instantiation to another assembly language.

The introduction of simulation called for a few extensions to the above frameworks. We extended them with several lemmas to reason about operational semantics (e.g., lemmas to prove termination, see Sect. 5.1). But the main improvement lies maybe in the underlying library for finite maps. We needed to extend this library with lemmas to deal with deletions and projections; this was made necessary by our definition of the relation between arbitrary-precision integers and multi-precision integers (see heap_mint in Sect. 4.4). We also needed to provide tactics to deal with association lists implemented as finite maps (the d in state_mint d), e.g., proving automatically that two association lists Definition init $\mathsf{u} \ \mathsf{v} \ \mathtt{u}_1 \ \mathtt{u}_2 \ \mathtt{u}_3 \ \mathtt{v}_1 \ \mathtt{v}_2 \ \mathtt{v}_3 \ \mathtt{t}_1 \ \mathtt{t}_2 \ \mathtt{t}_3 \ :=$ $u_1 \leftarrow 1$; $u_2 \leftarrow 0$; $u_3 \leftarrow u$; $\mathtt{v_1} \leftarrow \mathtt{v} \hspace{0.2cm} ;$ $v_2 \leftarrow 1 - u ;$ $v_3 \leftarrow v \ ;$ If u % 2 = 1 Then $\texttt{t}_1 \leftarrow 0 \ ;$ $\texttt{t}_2 \leftarrow -1 \ ;$ $\texttt{t}_3 \leftarrow - \texttt{ v}$ Else $t_1 \leftarrow 1$; $\texttt{t}_2 \leftarrow 0 \hspace{0.2cm} ; \hspace{0.2cm}$ $\texttt{t}_3 \gets \texttt{u}\,.$

```
Definition init_mips :=
   multi_one_s ru1 rk a0 a1 a2 a3 ;
   multi_zero_s ru2 ;
   \texttt{copy\_s\_u rk ru}_3 \texttt{ru a}_0 \texttt{a}_1 \texttt{a}_2 \texttt{a}_3 \texttt{;}
   \texttt{copy\_s\_u rk rv_1 rv a_0 a_1 a_2 a_3}
   multi_one_s rv2 rk a0 a1 a2 a3 ;
   multi_sub_s_u rk rv2 ru a0 a1 a2 a3 a4 a5 a6 ;
   \texttt{copy\_s\_u rk rv_3 rv a_0 a_1 a_2 a_3 };
   multi_is_even_u rk ru a0 ;
   \operatorname{If\_BEQ}\ a_0 , r0 Then
       multi_zero_s rt1 ;
       multi_one_s rt2 rk a0 a1 a2 a3 ;
       \texttt{multi_negate } \texttt{rt}_2 \texttt{ a}_0 \texttt{ ;}
       \texttt{copy\_s\_u rk rt}_3 \texttt{rv a}_0 \texttt{a}_1 \texttt{a}_2 \texttt{a}_3 \texttt{;}
       multi_negate rt_3 a_0
   ELSE
       \texttt{multi_one\_s rt}_1 \texttt{ rk } \texttt{a}_0 \texttt{ a}_1 \texttt{ a}_2 \texttt{ a}_3 \texttt{ ;}
       multi_zero_s rt2 ;
       copy_s_u \ rk \ rt_3 \ ru \ a_0 \ a_1 \ a_2 \ a_3.
```

Fig. 14 Pseudo/assembly code for the init function of the binary extended gcd algorithm (see [5] for details)

```
Definition halve u v t_1 t_2 t_3 :=
                                                                                                                  Definition halve_mips :=
     If t_1 \% 2 = 0 \&\& t_2 \% 2 = 0 Then
                                                                                                                        multi_is_even_s_and rt1 rt2 a0 a1 a2 a3 ;
         \texttt{t}_1 \leftarrow \texttt{t}_1 \ / \ 2 \ ;
                                                                                                                        \operatorname{If}\_\operatorname{BNE} a_0 , r0 Then
         \texttt{t}_2 \leftarrow \texttt{t}_2 \ / \ 2 \ ;
                                                                                                                              multi_halve_s rt1 a0 a1 a2 a3 a4 a5 ;
         \texttt{t}_3 \leftarrow \texttt{t}_3 \ / \ 2
                                                                                                                              multi_halve_s rt<sub>2</sub> a<sub>0</sub> a<sub>1</sub> a<sub>2</sub> a<sub>3</sub> a<sub>4</sub> a<sub>5</sub>
     Else
                                                                                                                             multi_halve_s rt3 a0 a1 a2 a3 a4 a5
          \mathtt{t_1} \leftarrow \ (\mathtt{t_1} + \ \mathtt{v} \ ) \ \ / \ \ 2 \ \ ;
                                                                                                                        Else
          \begin{array}{c} \mathsf{t}_2 \leftarrow \left(\mathsf{t}_2 - \mathsf{u}\right) \ / \ 2 \ ; \\ \mathsf{t}_3 \leftarrow \mathsf{t}_3 \ / \ 2. \end{array} 
                                                                                                                              \texttt{multi}\_\texttt{add}\_\texttt{s}\_\texttt{u} \texttt{ rk rt}_1 \texttt{ rv } \texttt{a}_0 \texttt{ a}_1 \texttt{ a}_2 \texttt{ a}_3 \texttt{ a}_4 \texttt{ a}_5 \texttt{ a}_6 \texttt{ ;}
                                                                                                                              \texttt{multi_halve\_s rt_1 a_0 a_1 a_2 a_3 a_4 a_5 };
                                                                                                                             {\tt multi\_sub\_s\_u \ rk \ rt_2 \ ru \ a_0 \ a_1 \ a_2 \ a_3 \ a_4 \ a_5 \ a_6 \ ;}
                                                                                                                              \texttt{multi_halve_s rt}_{2} \texttt{ a}_0 \texttt{ a}_1 \texttt{ a}_2 \texttt{ a}_3 \texttt{ a}_4 \texttt{ a}_5 \texttt{ ;} \\
                                                                                                                             multi_halve_s rt<sub>3</sub> a<sub>0</sub> a<sub>1</sub> a<sub>2</sub> a<sub>3</sub> a<sub>4</sub> a<sub>5</sub>.
```

Fig. 15 Pseudo/assembly code for the halve function of the binary extended gcd algorithm (see [5] for details)

```
Definition reset
                                                                                                          Definition reset_mips :=
         \mathsf{u} \ \mathsf{v} \ \mathtt{u}_1 \ \mathtt{u}_2 \ \mathtt{u}_3 \ \mathtt{v}_1 \ \mathtt{v}_2 \ \mathtt{v}_3 \ \mathtt{t}_1 \ \mathtt{t}_2 \ \mathtt{t}_3 \ :=
                                                                                                               pick_sign rt<sub>3</sub> a<sub>0</sub> a<sub>1</sub>;
     If t_3 \ge 0 Then
                                                                                                               \operatorname{IF}_{-}\operatorname{B}\operatorname{G}\operatorname{EZ}\ a_1\ \operatorname{THEN}
         \mathtt{u}_1 \leftarrow \mathtt{t}_1 \hspace{0.2cm} ; \hspace{0.2cm}
                                                                                                                    copy_s_s ru_1 rt_1 a_0 a_1 a_2 a_3 a_4 a_5;
        \mathtt{u}_2 \leftarrow \mathtt{t}_2 \ ;
                                                                                                                    \texttt{copy\_s\_s ru}_2 \texttt{ rt}_2 \texttt{ a}_0 \texttt{ a}_1 \texttt{ a}_2 \texttt{ a}_3 \texttt{ a}_4 \texttt{ a}_5 \texttt{ ;}
         \mathtt{u}_3 \gets \mathtt{t}_3
                                                                                                                    copy_s_s ru<sub>3</sub> rt<sub>3</sub> a<sub>0</sub> a<sub>1</sub> a<sub>2</sub> a<sub>3</sub> a<sub>4</sub> a<sub>5</sub>
                                                                                                               ELSE
     ELSE
         v_1 \leftarrow v - t_1;
                                                                                                                    multi_sub_s_s_u rk rv1 rt1 rv a0 a1 a2 a3 a4 a5 a6 a7 ;
         \mathtt{v}_2 \leftarrow - \ (\mathtt{u} \ + \mathtt{t}_2) \ ;
                                                                                                                    multi_negate rv1 a0 ;
         v_3 \leftarrow -t_3.
                                                                                                                    multi_add_s_s_u rk rv2 rt2 ru a0 a1 a2 a3 a4 a5 a6 a7 ;
                                                                                                                    multi_negate rv2 a0 ;
                                                                                                                    COPV_S_S rv3 rt3 a0 a1 a2 a3 a4 a5 ;
                                                                                                                    multi_negate rv3 a0.
```

Fig. 16 Pseudo/assembly code for the reset function of the binary extended gcd algorithm (see [5] for details)

are disjoint. This part of the development is reusable because it is not tied to the target programming languages. The file that defines simulations and proves related properties (Sect. 4.2–4.4) amounts to 2480 lines of Coq script (coqwc figures).

Table 1 provides an overview of the arithmetic functions discussed in this paper. It complements previous work [1,2] on unsigned modular arithmetic (see Sect. 7). The library that makes possible the verification of the binary extended gcd algorithm consists of a total of 313 lines of assembly code, spread over 25 functions. Almost all functions come with correctness proofs in the form of Hoare triples (for a total of 7746 lines of Coq script). Most functions are equipped with simula-

```
Definition subtract
                                                                                                               Definition subtract_mips :=
          \mathsf{u} \ \mathsf{v} \ \mathtt{u}_1 \ \mathtt{u}_2 \ \mathtt{u}_3 \ \mathtt{v}_1 \ \mathtt{v}_2 \ \mathtt{v}_3 \ \mathtt{t}_1 \ \mathtt{t}_2 \ \mathtt{t}_3 \ :=
                                                                                                                    multi_sub_s_s_s rk rt1 ru1 rv1 a0 a1 a2 a3 a4 a5 a6 a7 a8
    \mathtt{t}_1 \leftarrow \mathtt{u}_1 - \mathtt{v}_1 \;\;;\;\;
                                                                                                                    multi_sub_s_s_s rk rt<sub>2</sub> ru<sub>2</sub> rv<sub>2</sub> a<sub>0</sub> a<sub>1</sub> a<sub>2</sub> a<sub>3</sub> a<sub>4</sub> a<sub>5</sub> a<sub>6</sub> a<sub>7</sub> a<sub>8</sub>
                                                                                                                    multi_sub_s_s_s rk rt3 ru3 rv3 a0 a1 a2 a3 a4 a5 a6 a7 a8
    \texttt{t}_2 \leftarrow \texttt{u}_2 \ - \ \texttt{v}_2 \ ;
                                                                                                                                                                                                                                                    ;
    \mathtt{t}_3 \leftarrow \mathtt{u}_3 - \mathtt{v}_3
                                                                                                                     pick_sign rt1 a0 a1;
     If 0 \ge t_1 Then
                                                                                                                     \text{IF\_BLEZ} \ a_1 \ \text{THEN}
                                                                                                                          multi_add_s_u rk rt1 rv a0 a1 a2 a3 a4 a5 a6 ;
          \mathtt{t}_1 \leftarrow \mathtt{t}_1 + \mathtt{v} \hspace{0.2cm} ; \hspace{0.2cm}
          \mathtt{t}_2 \gets \mathtt{t}_2 \ - \ \mathtt{u}
                                                                                                                          \texttt{multi\_sub\_s\_u rk rt}_2 \texttt{ru } \texttt{a}_0 \texttt{a}_1 \texttt{a}_2 \texttt{a}_3 \texttt{a}_4 \texttt{a}_5 \texttt{a}_6
     Else
                                                                                                                     Else
           skip.
                                                                                                                          nop.
```

Fig. 17 Pseudo/assembly code for the subtract function of the binary extended gcd algorithm (see [5] for details)

tion proofs (for a total of 4753 lines of Coq script). The binary extended gcd algorithm is written with 49 lines of pseudo-code and 68 lines of assembly code (using the library of functions above). The simulation proof for the binary extended gcd algorithm consists of 1466 lines of a systematic Coq script.

We did not seek for brevity in Coq scripts so that above figures have to be understood as improvable upper bounds.

7 Related Work

Verification of assembly programs using proof-assistants is not a new topic. The complexity of dealing with lowlevel aspects has already triggered much research. Tan and Appel tackled the problem of reasoning about unstructured control-flow [28]. They proposed a program logic that handles multiple-entry and multiple-exit program fragments in a way that makes possible modular reasoning. It has been instantiated to SPARC machine code, proved sound in Twelf, and applied to establish safety properties for proof-carrying code. Myreen and Gordon addressed the issue of Hoare logic reasoning for realistically modeled machine code [22]. They model finite data and finite memory, and their Hoare logic still accounts for multiple-entry and multiple-exit program fragments using position-dependent specifications. It has been in particular instantiated to ARM machine code and applied to the verification of arithmetic operations [23]. In subsequent work, Myreen also provided a solution to the problem of verification of selfmodifying code by treating code as data in an even more precise model that includes an instruction cache [24]. The corresponding Hoare logic has been instantiated to x86 machine code and applied to the verification of just-in-time compilers. In our work, we do not support advanced reasoning features about unstructured control-flow, position-dependent or self-modifying code because they are not required to implement arithmetic functions. Still, our model of SmartMIPS is realistic enough (data and memory are finite [1]) so that verified programs can be turned to standard SmartMIPS programs (with labeled jumps) via certified compilation [2].

As already explained in Sect. 1, there exist other experiments about formal verification of low-level unsigned multi-precision arithmetic. In previous work, we formally verified in the Coq proof-assistant several other assembly functions for unsigned multi-precision arithmetic [1, 2]. In fact, modular multiplication, modular squaring, and modular exponentiation (all based on the Montgomery multiplication) as well as pseudo-random number generation (the Blum-Blum-Shub algorithm) come as a complement to the library summarized in Table 1. Myreen and Gordon also verified some modular arithmetic written in machine code in the HOL proofassistant [23]. Their experiment illustrates an original approach that splits verification of machine code between verification of a functional version of the algorithm and a proof that the machine code implements the functional version. Berghofer also carried out verification of multi-precision arithmetic [7] but with a higher-level language: the SPARK subset of Ada. The standard tool suite for SPARK comprises a generator of verification conditions that are passed to an automatic verifier; when automation fails, it reverts to an interactive verification tool to which reasoning rules can be added without rigorous consistency checks. This is this interactive verification tool that Berghofer proposes to replace with the Isabelle/HOL proof-assistant. The resulting environment has been applied to the verification of a library for multi-precision integers. It features functions similar to Table 1 and our previous work [1, 2]but does not seem to address signed multi-precision arithmetic. Our work therefore appears as an original effort to build a fully-formalized library of low-level multi-precision arithmetic encompassing signed multiprecision arithmetic.

All things being relative, our approach shares similarities with the one used to formally verify the seL4 microkernel [10,32] in Isabelle/HOL. There also, refinement is established by forward simulation, itself proved

Description		Proof scripts	Assembly (l.o.c.)				
Arithmetic con	mputations						
x←0	x unsigned	<pre>multi_zero_u_{prg,triple,simu}.v</pre>	6				
	x signed	<pre>multi_zero_s_{prg,triple,simu}.v</pre>	1				
x←1	x unsigned	<pre>multi_one_u_{prg,triple,simu}.v</pre>	3				
	x signed	<pre>multi_one_s_{prg,triple,simu}.v</pre>	12				
x←x / 2	x unsigned	<pre>multi_halve_u_{prg,triple,simu}.v</pre>	13				
	x signed	<pre>multi_halve_s_{prg,triple,simu}.v</pre>	22				
x←x * 2	x unsigned	<pre>multi_double_u_{prg,triple,simu}.v</pre>	12				
х←у	x signed, y unsigned	copy_s_u_{prg,triple,simu}.v	7				
	x, y signed	<pre>copy_s_s_{prg,triple,simu}.v</pre>	8				
x←-x	x signed	<pre>multi_negate_{prg,triple,simu}.v</pre>	3				
X++	x unsigned	<pre>multi_incr_u_{prg,triple}.v</pre>	15				
x←x + y	x, y unsigned	<pre>multi_add_u_u_{prg,triple}.v</pre>	12				
	x signed, y unsigned	<pre>multi_add_s_u_{prg,triple,simu}.v</pre>	27				
z←x + y	z, x, y unsigned	<pre>multi_add_u_u_triple.v</pre>					
	z, x signed, y unsigned	<pre>multi_add_s_s_u_{prg,triple,simu}.v</pre>	24				
x←x - y	x, y unsigned	<pre>multi_sub_u_u_{L,R}_{prg,triple}.v</pre>	19				
	x signed, y unsigned	<pre>multi_sub_s_u_{prg,triple,simu}.v</pre>	28				
	x, y signed	<pre>multi_sub_s_s_{prg,triple,simu}.v</pre>	9				
z←x - y	z, x, y unsigned	<pre>multi_sub_u_u_u_triple.v</pre>					
	z, x signed, y unsigned	<pre>multi_sub_s_s_u_{prg,triple,simu}.v</pre>	34				
	z, x, y signed	<pre>multi_sub_s_s_s_{prg,triple,simu}.v</pre>	10				
Arithmetic tests							
$\frac{?}{2}$ $\frac{?}{2}$ $\frac{?}{2}$ $\frac{?}{2}$ $\frac{?}{2}$	y y unsigned	multi lt (pro triple simul v	15				
x = y, x < y, x > y	x, y unsigned	nick sign (pro triple simuly	0				
narity	x unsigned	multi is even u (nrg trinle simul v	6				
parity	x signed	multi is even s {prg triple, simu}.v	8				
	x y unsigned	multi is even u and {pro simu} v	3				
?	x, y unsigned		5				
x=0	x unsigned	multi_is_zero_u_{prg,triple}.v	7				
Binary extend	ed gcd algorithm	1 1					
Correctness for	the pseudo-code (Fig. 10) and variants	begcd.v	0				
Simulation for t	imulation for the prelude auxiliary function (Fig. 12) begcd_mips_prelude.v						
Simulation for t	18						
Simulation for t	11						
Simulation for t	12						
Simulation for t	9						
Simulation for t	the begcd main function (Fig. 20)	begcd_mips.v	12				

Table 1 Overview of our library of formally verified low-level arithmetic functions (see [1,2] for modular arithmetic)

using Hoare logic. A first refinement step relates an abstract specification and an executable model; a second refinement step relates the executable model and a C implementation. It is tempting but difficult to compare the pseudo-code in our work with the abstract specification above because the latter is more detailed: it features nondeterminism, abstract functions are used to model pointers, some parts of the model are very concrete (e.g., decoding of machine registers to feed system calls [10]). Similarly, the executable model of seL4 is (essentially) a Haskell program that describes the lowlevel design with a high degree of detail (it uses machine words, doubly linked lists, etc.); as a consequence, the C source code may make small optimizations but is structurally similar [32]. In comparison, a pseudo-code instruction and a related assembly function in our work seem more apart than the executable model and the C implementation in [32]. Our work may have informative value because we are dealing with simulation and assembly whereas assembly is out of scope in [10, 32].

Simulation proofs are also at the heart of the formal verification of the compiler of Leroy [16]. In this work, relations are established between the languages of each compiler pass. In our work, the relation is established between pseudo-code and assembly, that are more apart than two consecutive intermediate compilation languages. Indeed, our goal departs from the one of certifying a set of program transformations (streamlined as a compiler) in that we aim at providing a *library* to ease formal proof of correctness about hand-written assembly programs.

Yang has already combined simulation and Separation logic in the form of *relational Hoare logic* [33], that Crespo and Kunz mechanized [11]. In relational Separation logic, the programs that are related are written in the same abstract, high-level language (storage is limited to integers and there are native list values). In contrast, we relate very different programming languages (one of them being a realistic assembly language) and are seeking to establish data refinement rather than program equivalence. Also, the validating experiment by Yang [33] (the Schorr-Waite algorithm) is much smaller and therefore technically addresses different issues. Yet, Crespo and Kunz [11] hint at improvements to go beyond structurally equivalent programs, which, in our case, is an extension that highlyoptimized assembly code is bound to call for.

Our work is about the verification of implementations of multi-precision arithmetic. It naturally raises the question of the verification of implementations of multiple-precision floating-point computations. This issue is certainly more challenging, in particular in terms of specification because floating-point arithmetic is used to implement an *approximation* of real numbers. To tackle this problem, Boldo and Melquiond have recently been developing a library for proving floating-point algorithms in Coq [8].

8 Conclusion

We proposed an approach for the construction of a library of formally verified low-level arithmetic functions. We introduced a formalization of data structures for signed multi-precision arithmetic. Using this formalization, it becomes possible to formally verify basic assembly functions about signed multi-precision arithmetic. This is done directly, by appealing in particular to the frame rule of Separation logic to handle composition of code. In order to deal with larger functions (beyond primitive operations such as addition), we proposed an approach based on simulation. It consists in showing formally a simulation relation between the pseudo-code and the assembly, so that the pseudo-code can serve as a specification of the implementation, as this is usually done in standard handbooks, and as it is expected by programmers. Simulation are proved directly for the most primitive arithmetic functions so as to produce a library of simulation proofs. Table 1 gives an overview of the library we have constructed in this way. Using such a library, one can then work compositionally to establish simulation for larger functions. This latter point was illustrated thoroughly with an assembly implementation of the binary extended gcd algorithm.

In the simulation proofs, we made the hypothesis that multi-precision integers share the same length, but since we use pointers in the data structure for signed integers, we can extend our work to deal with variable size multi-precision integers. We plan to do so by connection with a formal model for the C programming language that we have been developing in the context of another project [4], so that dynamic allocation can be provided by C's malloc. As an application of the resulting library, we plan to investigate the trustful implementation of realistic cryptographic schemes.

References

- Affeldt, R., Marti, N.: An Approach to Formal Verification of Arithmetic Functions in Assembly. In: Proceedings of the 11th Annual Asian Computing Science Conference. LNCS, vol. 4435, pp. 346–360. Springer, Heidelberg (2008)
- Affeldt, R., Nowak, D., Yamada, K.: Certifying Assembly with Formal Security Proofs: the Case of BBS. Sci. Comput. Program, 77(10–11), 1058–1074 (2012)
- Affeldt, R.: On Construction of a Library of Formally Verified Low-level Arithmetic Functions. In: Proceedings of the 27th ACM SIGAPP Symposium On Applied Computing (SAC 2012), Software Verification and Testing Track, vol. 2, pp. 1326-1331. ACM (2012)
- Affeldt, R., Marti, N.: Towards Formal Verification of TLS Network Packet Processing Written in C. In: Proceedings of the 7th ACM SIGPLAN Workshop on Programming Languages meets Program Verification (PLPV 2013), pp. 35– 46. ACM (2013)
- Affeldt, R.: A Library for Formal Verification of Low-level Programs. Coq documentation. http://staff.aist.go.jp/ reynald.affeldt/coqdev (last access: 2013/02/25).
- Benton, N.: Simple relational correctness proofs for static analyses and program transformations. In: Proceedings of the 31st ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL 2004), pp. 14–25. ACM (2004)
- Berghofer, S.: Verification of Dependable Software using SPARK and Isabelle. In: Proceedings of the 6th International Workshop on Systems Software Verification Proceedings, pp. 48–65 (2011)
- Boldo, S., Melquiond, G.: Flocq: A Unified Library for Proving Floating-Point Algorithms in Coq. In: Proceedings of the 20th IEEE Symposium on Computer Arithmetic (ARITH 2011), pp. 243–252. IEEE Computer Society (2011)
- Brent, R.P., Zimmermann, P.: Modern Computer Arithmetic. Version 0.5.9 (7 October 2010). Available at http: //www.loria.fr/~zimmerma/mca/mca-cup-0.5.9.pdf (last access: 2012/12/03). Final version published by Cambridge University Press (2010)
- Cock, D., Klein, G., Sewell, T.: Secure Microkernels, State Monads and Scalable Refinement. In: Proceedings of the 21st International Conference on Theorem Proving in Higher Order Logics (TPHOLs 2008). LNCS, vol. 5170, pp. 167–182. Springer, Heidelberg (2008)
- Crespo, J.M., Kunz, C.: A Machine-Checked Framework for Relational Separation Logic. In: Proceedings of the 9th International Conference on Software Engineering and Formal Methods (SEFM 2011). LNCS, vol. 7041, pp. 122–137. Springer, Heidelberg (2011)
- ElGamal, T.: A public key cryptosystem and a signature scheme based on discrete logarithms. IEEE Transactions on Information Theory 31(4), 469–472 (1985)
- Gonthier, G., Mahboubi, A., Tassi, E.: A Small Scale Reflection Extension for the Coq System. Technical Report 6455. Version 11. INRIA (2012)
- 14. Hur, C.-K., Dreyer, D.: A Kripke logical relation between ML and assembly. In: Proceedings of the 38th ACM

SIGPLAN-SIGACT Symposium on Principles of Programming Languages. pp. 133–146. ACM (2011)

- Knuth, D.E.: The Art of Computer Programming. Vol. 2, 3rd edition. Addison-Wesley (1997)
- Leroy, X.: A formally verified compiler back-end. J. Autom. Reasoning. 43(4), 363–446 (2009)
- Lynch, N.A., Vaandrager, F.W.: Forward and Backward Simulations Part I: Untimed Systems. Inform. Comput. 121(2), 214–233 (1995)
- Marti, N., Affeldt, R., Yonezawa, A.: Formal Verification of the Heap Manager of an Operating System using Separation Logic. In: Proceedings of the 8th International Conference on Formal Engineering Methods (ICFEM 2006). LNCS, vol. 4260, pp. 400-419. Springer, Heidelberg (2006).
- Marti, N., Affeldt, R.: A Certified Verifier for a Fragment of Separation Logic. Computer Software 25(3), 135– 147 (2008)
- Menezes, A.J., van Oorschot, P.C., Vanstone, S.A.: Handbook of Applied Cryptography. 5th printing. CRC Press (2001)
- 21. MIPS Technologies: MIPS32 4KS Processor Core Family Software User's Manual (2001)
- 22. Myreen, M.O., Gordon, M.J.C.: Hoare Logic for Realistically Modelled Machine Code. In: Proceedings of the 13th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS 2007). LNCS, vol. 4424, pp. 568–582. Springer, Heidelberg (2007)
- 23. Myreen, M., Gordon, M.: Verification of Machine Code Implementations of Arithmetic Functions for Cryptography. In: TPHOLs Emerging Trends Proceedings. Technical report 364/07. Department of Computer Science, University of Kaiserslautern (2007)
- Myreen, M.O.: Verified just-in-time compiler on x86. In: Proceedings of the 37th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL 2010), pp. 107–118. ACM (2010)
- 25. Reynolds, J.C.: The Craft of Programming. Prentice-Hall International (1981).
- Reynolds, J.C.: Separation Logic: A Logic for Shared Mutable Data Structures. In: Proceedings of the 17th IEEE Symposium on Logic in Computer Science (LICS 2002), pp. 55–74. IEEE Computer Society (2002)
- Shoup, V.: NTL: A Library for doing Number Theory. Version 5.5.2. Available at http://www.shoup.net/ntl (last access: 2012/12/03) (2009)
- Tan, G., Appel, A.W.: A Compositional Logic for Control Flow. In: Proceedings of the 7th International Conference on Verification, Model Checking, and Abstract Interpretation (VMCAI 2006). LNCS, vol. 3855, pp. 80–94. Springer, Heidelberg (2006)
- 29. The Coq Proof Assistant: Reference Manual. Ver. 8.4. Available at http://coq.inria.fr. INRIA (2012)
- 30. The Coq Proof Assistant: Frequently Asked Questions. Available at http://coq.inria.fr/faq. INRIA (2012)
- 31. The GNU Multi Precision Arithmetic Library. Edition 5.0.2. http://gmplib.org/ (2011)
- 32. Winwood, S., Klein, G., Sewell, T., Andronick, J., Cock, D., Norrish, M.: Mind the Gap: A Verification Framework for Low-level C. In: Proceedings of the 22nd International Conference on Theorem Proving in Higher Order Logics (TPHOLs 2009). LNCS, vol. 5674, pp. 500–515. Springer, Heidelberg (2009)
- Yang, H.: Relational separation logic. Theor. Comput. Sci. 375(1–3), 308–334 (2007)

A Additional assembly code

This section provides for the sake of completeness assembly code that is explicitly referred to in the body of this paper. See [5] for other assembly code or formal proofs.

```
Definition multi_sub_s_u :=

multi_is_zero_u rk ry a_0 a_1 a_2;

IF_BNE a_2, r0 THEN

addiu a_3 r0 0_{16}

ELSE

multi_sub_s_u0 rk rx ry a_0 a_1 a_2 a_3 a_4 a_5 rX.
```

```
Definition multi_sub_s_u0 :=
 lw rX 4_{16} rx ; (* payload of X *)
 pick_sign rx a<sub>0</sub> a<sub>1</sub> ;
 IF_BGEZ a_1 THEN (* 0 \le x ? *)
   IF_BEQ a_1, r0 THEN (* x = 0 ? *)
     copy\_u\_u rk rX ry a_2 a_3 a_4;
     addiu a<sub>3</sub> r0 0_{16} ; (* no overflow *)
     sw rk 0_{16} rx ; (* fix \ size \ *)
     multi_negate rx a<sub>0</sub>
   Else
     multi_lt rk rX ry a<sub>0</sub> a<sub>1</sub> a<sub>5</sub> a<sub>2</sub> a<sub>3</sub> a<sub>4</sub> ;
     IF_BEQ as , rO THEN (* y \leq x ? *)
      IF_BEQ a_2, r0 THEN (* x = y ? *)
        addiu a_3 r0 0_{16} ; (* no overflow *) sw r0 0_{16} rx (* fix size *)
      ELSE (* y < x *)
        multi_sub_u_u rk rX ry rX a<sub>0</sub> a<sub>1</sub> a<sub>2</sub> a<sub>3</sub> a<sub>4</sub> a<sub>5</sub>
     ELSE (* y > x *)
      multi_sub_u_u rk ry rX rX a<sub>0</sub> a<sub>1</sub> a<sub>2</sub> a<sub>3</sub> a<sub>4</sub> a<sub>5</sub> ;
       multi_negate rx a<sub>0</sub>
 ELSE (* x < 0 *)
   addiu a_3 r0 1_{16};
   multi_add_u_u rk a<sub>3</sub> ry rX rX a<sub>0</sub> a<sub>1</sub> a<sub>2</sub> ;
   mflo a<sub>3</sub>.
```

Fig. 18 In-place signed-unsigned subtraction (appears in Fig. 5)

```
Definition multi_add_u_u :=
addiu a_0 \ r0 \ 0_{16};
addiu rZ rz 0_{16};
multu r0 r0 ;
WHILE (bne a_0 \ rk) {
lwxs rX a_0 \ rx;
maddu rX r1 ;
lwxs rX a_0 \ ry;
maddu rX r1 ;
mflhxu rX r1;
sw rX 0_{16} \ rZ;
addiu rZ rZ 4_{16};
addiu a_0 \ a_0 \ 1_{16} }.
```

Fig. 19 Unsigned-unsigned addition (appears in Fig. 4 and 18)

```
Definition begcd_mips rk rg ru rv ru_1 ru_2 ru_3
 rv1 rv2 rv3 rt1 rt2 rt3 a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 :=
  multi_one_u rk rg a<sub>0</sub> a<sub>1</sub> ;
  \label{eq:prelude_mips} \mbox{ rk rg ru rv $a_0$ $a_1$ $a_2$ $a_3$ };
  init_mips rk ru rv ru1 ru2 ru3 rv1 rv2 rv3
                         {\tt rt}_1 \ {\tt rt}_2 \ {\tt rt}_3 \ {\tt a}_0 \ {\tt a}_1 \ {\tt a}_2 \ {\tt a}_3 \ {\tt a}_4 \ {\tt a}_5 \ {\tt a}_6 \ ; \\
  pick_sign rt3 a0 a1 ;
  \rm WHILE (bne a_1 r0) {
    multi_is_even_s rt<sub>3</sub> a<sub>0</sub> a<sub>1</sub> a<sub>2</sub> ;
    \rm WHILE (bne a_2 r0) {
      halve_mips rk ru rv rt1 rt2 rt3
                               a_0 a_1 a_2 a_3 a_4 a_5 a_6;
       \texttt{multi_is\_even\_s rt}_3 \texttt{a}_0 \texttt{a}_1 \texttt{a}_2 \texttt{ } \texttt{ } \texttt{;}
     reset_mips rk ru rv ru1 ru2 ru3 rv1 rv2 rv3
                             \texttt{rt}_1 \texttt{ rt}_2 \texttt{ rt}_3 \texttt{ a}_0 \texttt{ a}_1 \texttt{ a}_2 \texttt{ a}_3 \texttt{ a}_4 \texttt{ a}_7 \texttt{ a}_8 \texttt{ a}_9 \texttt{ };
     subtract_mips rk ru rv ru1 ru2 ru3 rv1 rv2 rv3
                                   \texttt{rt}_1 \texttt{ rt}_2 \texttt{ rt}_3 \texttt{ a}_0 \texttt{ a}_1 \texttt{ a}_2 \texttt{ a}_3 \texttt{ a}_4 \texttt{ a}_5 \texttt{ a}_6 \texttt{ a}_7 \texttt{ a}_8 \texttt{ };
     pick_sign rt<sub>3</sub> a<sub>0</sub> a<sub>1</sub> }.
```

Fig. 20 Assembly code for the main function of the binary extended gcd algorithm (see Fig. 10 for the corresponding pseudo-code)